Contents: 2024 | 2023 | 2022 | 2021 | 2020 | 2019 | 2018 | 2017 | 2016 | 2015 | 2014 | 2013 | 2012 | 2011 | 2010 | 2009 | 2008 | 2007 | 2006 | 2005 | 2004 | 2003 | 2002 | 2001

2016, 1

I. V. Ushenina

FPGA-based Multi-Channel Adaptive FXLMS Filter Implemented as an Array of Processing Blocks

language: English

received 18.11.2015, published 29.04.2016

Download article (PDF, 399 kb, ZIP), use browser command "Save Target As..."
To read this document you need Adobe Acrobat © Reader software, which is simple to use and available at no cost. Use version 4.0 or higher. You can download software from Adobe site (http://www.adobe.com/).

ABSTRACT

The paper analyses the approaches to implementation of a multi-channel adaptive filter used as a controller of multi-channel active noise control systems. The advantages of filter implementation as the array of processing blocks are shown. The filter’s processing blocks are based on the DSP slices of field programmable gates arrays (FPGAs). The size of processing blocks array is defined by the number of channels in the filter. The paper also analyzes the dependency of maximum operating frequency on the array size for the presented architecture.

Key words: active noise control, multi-channel adaptive filter, processing block, DSP slice.

11 pages, 4 figures

Сitation: I. V. Ushenina. FPGA-based Multi-Channel Adaptive FXLMS Filter Implemented as an Array of Processing Blocks. Electronic Journal “Technical Acoustics”, http://www.ejta.org, 2016, 1.

REFERENCES

1. C.H. Hansen et al, Active Control of Noise and Vibration, 2-nd ed., CRC Press, 2012.
2. S.M. Kuo and D.R. Morgan, Active Noise Control Systems: Algorithms and DSP Implementations, John Wiley & Sons, 1995.
3. B. Widrow and S.D. Stearns, Adaptive Signal Processing, Prentice-Hall, 1985.
4. Ушенина И.В. Математическая модель системы активного подавления случайного низкочастотного шума // Технические науки — от теории к практике / Сб. ст. по материалам LII международной научно-практической конференции. – 2015. – с. 49-54.
5. D.R.Morgan and D.A. Quinlan, “Local silencing of room acoustic noise using broadband active noise control”, Applications of Signal Processing to Audio and Acoustics, 1993. Final Program and Paper Summaries, 1993 IEEE Workshop on. IEEE, 1993.
6. X. Qiu, N. Li, G. Chen, and C. H. Hansen, “The implementation of delayless subband active noise control algorithms”, in Proceedings of the 2006 International Symposium on Active control of Sound and Vibration, September, 2006.
7. X. Qiu, N. Li, G. Chen, “Multiprocessor DSP Systems for Active Control”, in Proceedings of 18th International Congress on Acoustics, 2004.
8. Texas Instruments Inc, http://www.ti.com/lsds/ti/processors/dsp/overview.page
9. 7 Series FPGAs Overview, http://www.xilinx.com/ support/documentation/data_sheets/ds180_7Series_Overview.pdf
10. High-Level Implementation of Bit- and Cycle-Accurate Floating-Point DSP Algorithms with Xilinx FPGAs, http://www.xilinx.com/support/documentation/white_papers/wp409_Floating_Point_DSP_Algorithms.pdf
11. Ушенина И.В. Способы реализации на ПЛИС многоканальных адаптивных КИХ-фильтров для систем активного подавления акустического шума // Цифровая обработка сигналов. – 2015. – № 4. – с.49-54.
12. Hawkes, G.C., DSP: Designing for Optimal Results. High-Performance DSP Using Virtex-4 FPGAs, Xilinx, 2005.
13. Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics, http://www.xilinx.com/support/documentation/data_sheets/
ds181_Artix_7_Data_Sheet.pdf
14. Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics, http://www.xilinx.com/support/documentation/data_sheets/ ds182_Kintex_7_Data_Sheet.pdf
15. Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics, http://www.xilinx.com/support/documentation/data_sheets/ds183_Virtex_7_Data_Sheet.pdf
16. 7 series DSP48E1 Slice User Guide, http://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf
17. 7 series FPGAs Memory Resources User Guide, http://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf


 

Inna Ushenina , PhD, is currently with the Department of Computing Machines and Systems of Penza State Technological University. Her research interests include signal processing, active noise control, and FPGA implementation of digital circuits.